Guitar-Pedal-Effects-on-FPGA/FPGA-Stompbox/TFG_Stompbox/NOTAS.txt at master · jagumiel/Guitar-Pedal-Effects-on-FPGA · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
Instancias para poner en el main:


-------------BOOSTER-------------
		--Vumeter
		LEDR <= "00" & ch0(11 downto 4);
		--Texto: Boost
		HEX5<="0000000";
		HEX4<="0000001";
		HEX3<="0000001";
		HEX2<="0100100";
		HEX1<="1110000";
		HEX0<="1111111";
		multiplier<=std_logic_vector(resize(signed('0' & ch0(11 downto 4) & "000"),16));
		inst5 : booster
		port map (	sample_in => sample_in,
				multiplier => multiplier,
				sample_out => sample_out
		);

-------------DISTOR-------------
		LEDR <= "00" & ch0(11 downto 4);
		--Texto: Dist
		HEX5<="0000001";
		HEX4<="1111001";
		HEX3<="0100100";
		HEX2<="1110000";
		HEX1<="1111111";
		HEX0<="1111111";
		multiplier<=std_logic_vector(resize(signed('0' & ch0(11 downto 4) & "000"),16));
		pot_distor<=std_logic_vector(resize(signed('0' & ch1(11 downto 4) & "000"),16));
		inst5 : distortion
		port map (	sample_in => sample_in,
				gain => multiplier,
				dist_pos => pot_distor,
				sample_out => sample_out
		);


-------------OVERDRIVE-------------
		LEDR <= "00" & ch0(11 downto 4);
		multiplier<=std_logic_vector(resize(signed('0' & ch0(11 downto 4) & "000"),16));
		pot_distor<=std_logic_vector(resize(signed('0' & ch1(11 downto 4) & "000"),16));
		inst5 : overdrive
		port map (	sample_in => sample_in,
				gain => multiplier,
				dist_pos => pot_distor,
				sample_out => sample_out
		);


-------------TREMOLO-------------
		--Texto: Tremolo
		HEX5<="1110000";
		HEX4<="1111010";
		HEX3<="0110000";
		HEX2<="0001001";
		HEX1<="0000001";
		HEX0<="1110001";
		velocidad <= std_logic_vector(signed('0' & ch0(11 downto 4)& "0000000"));
		LEDR <= velocidad(15 downto 6);
		ataque <= std_logic_vector(signed('0' & ch1(11 downto 4)& "0000000"));
		--multiplier<=std_logic_vector(resize(signed('0' & ch0(11 downto 4) & "000"),16));
		pot_distor<=std_logic_vector(resize(signed('0' & ch1(11 downto 4) & "000"),16));
		inst5 : tremolo
		port map (	sample_in => sample_in,
				LD_Sample => in_ready, --Le aviso cada vez que hay una muestra disponible (48KHz).
				clk => CLOCK_50, --El reloj tiene que ser el del sistema.
				cl => reset,
				--Controles--
				rate => velocidad,
				atack => ataque,
				wave => SW(1 downto 0),
				--salida--
				sample_out => sample_out
		);