Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
-
Updated
Jun 25, 2026 - Verilog
Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
A github page with common VHDL templates, ready to be copied and used in your projects.
Beginner-friendly open-source FPGA IDE for Sipeed Tang Nano and Tang Primer: Verilog/SystemVerilog, simulation, waveforms, synthesis, JTAG, flash, and UART.
Introductory guide to building and programming FPGAs
A lightweight graphical FPGA development workflow tool built around OSS CAD Suite.
UT8QNF8M8 NOR Flash Controller VHDL Module
ZEN : A feature full FPGA Dev board that does not break your bank.
FPGA backend correlator for the microwave holography system installed on the Sardinia Radio Telescope (SRT)
Verilog-based vending machine controller IP core, supporting multi-clock domain operation, inventory management, and currency denominations. Built with the APB protocol for efficient configuration, it offers smart change calculation and robust error handling. Developed in the SURE ProEd internship training with experts.
A from-scratch CNN running entirely in Verilog on a Tang Primer 20K (Gowin GW2A-18C), classifying whether a person is present in a scene.
A parameterizable and synthesizable single-clock-domain Digital Clock core with integrated Alarm, Snooze, and 12/24-hour display modes implemented in Verilog HDL. Features double-register button debouncing and a time-multiplexed 7-segment display driver.
VU13P FPGA ADDA 调试与验证框架:UART/SPI boot、ADC IQ DSP、DAC 2× DDR、PySide6(SI5340 / AD9640 / AD9117)
A high-performance VHDL coprocessor for 3×3 matrix multiplication with FSM control unit and optimized processing pipeline
MicroBlaze FPGA embedded system on Nexys DDR using Vivado/Vitis, AXI GPIO peripherals, UART, and C firmware for memory-mapped switch-to-LED hardware control.
S2C VP1902 FPGA MIPI CSI-2 验证框架(纯 RTL):Versal PDI + PPro-RT8 + PySide6,2-Lane RAW10(IMX298)
VU13P FPGA MIPI CSI-2 验证框架(MicroBlaze):Vivado BD + Vitis 固件 + PySide6,2-Lane RAW10(IMX298)
VU13P FPGA MIPI CSI-2 验证框架(纯 RTL):Vivado BD + mipi_sys_ctrl + PySide6,2-Lane RAW10(IMX298)
To associate your repository with the fpga-development topic, visit your repo's landing page and select "manage topics."