Verilog synthesis directly from idiomatic Python for numerical/DSP-heavy applications. Not an HDL.
-
Updated
Sep 5, 2026 - Python
Verilog synthesis directly from idiomatic Python for numerical/DSP-heavy applications. Not an HDL.
Modular AI/ML framework in MATLAB for classification tasks: my PhD project T-DTS v3 (2006-2009) of tree-based, entropy-driven, RBF and other enabled ANN tools, based on Dr. M. Rybnik's (my credits) initial v.1.0 T-DTS project
To associate your repository with the zisc topic, visit your repo's landing page and select "manage topics."